In analog integrated circuit (IC) layout, area allocation is a very important issue for achieving good mismatch cancellation. However, most IC layout papers focus only on layout strategy to reduce systematic mismatch. In 2006, an outstanding paper presenting area allocation strategy was published to introduce technique for random mismatch reduction. Instead of using general theoretical study to prove the strategy, this research presented close-to-optimum simulations only on case-bycase basis. The impact-based area allocation for yield optimization in integrated circuits is proposed in this chapter. To demonstrate the corresponding strategy, not only a theoretical analysis but also an integral nonlinearity-based yield simulation will be given to derive optimum area allocation for binary weighted current steering digital-to-analog converter (DAC). The result will be concluded to convince IC designers how to allocate area for critical devices in an optimum way.
Introduction
In analog integrated circuits (ICs), yield optimization turns out to be a very important issue as process variation in latest technologies becomes more and more critical. Process variation is deviation from intended or designed values of device parameter in ICs during manufacturing [1] . This variation is caused by processing and masking limitation and it results in spatially varied deviation for designed parameters. Process variations can be classified as die-to-die (D2D) and within-die (WID) variation according to their scope. They can also be categorized as local or global variations according to their correlation distance [2] . Furthermore, for the WID components, they can be categorized as systematic and random variation by their causes and predictability [3] . This chapter will only focus on random variation cancellation.
Process variation causes measureable variance in output performance of all circuits, especially analog circuits due to device mismatch [4] . It reduces overall yield of the circuit when the variations cause particular output metric (bandwidth, gain, linearity, rise time, etc.) to fall below or rise above the specification. The modeling of process variation has been widely studied with the aim of providing solutions for yield optimization [5, 6] . However, only very few papers have touched the core of critical device area allocation for yield enhancement.
Even with the same circuit structure, different layouts usually have different impacts on the yield. Proper device area allocations for critical devices in analog circuits always achieve better yield. It deserves every IC designer to put more effort into figuring out the best area allocation during circuit layout. One of the effective methods that most designers use to enhance device matching is to increase the area of critical devices to suppress the impact of random mismatch on yield since the standard deviation of many performance parameters is inversely proportional to the square root of the device area [2] .
In order to have highly matched components, increasing area for all devices will not generate optimum solution since larger device area often introduces not only additional power dissipation and parasitic capacitance/resistance, but also more systematic mismatch. It is always reasonable to allocate more areas to devices with more weights or impacts on yield to reduce the performance deviation of the whole circuit. However, we still need to explore how to share the chip area among critical devices to get the highest possible yield according to specific area budget.
For the increase of analog-to-digital converter (ADC) speed, the time-interleaved technique is applied; however, its limitation is the poor accuracy and resolution of the ADC when there are mismatches among channels [7] . The effect of offset, gain, and time-skew mismatch on the signal-to-noise ratio (SNR) and the spurious-free Billion Abraham is the corresponding author. © 2016 by Walter de Gruyter Berlin/Boston. This content is free. dynamic range (SFDR) of the time-interleaved ADC is studied. The mismatches become even worse when the number of channels increases. Therefore, SNR and SFDR dispersion should not be neglected in making practical design considerations. Some analyses to model random mismatch are performed in recent papers. A very profound statistical analysis has been performed in ref. [8] to find the relationship between mismatch, INL, DNL, effective number of bits (ENOB), and yield. Hence, if we would like to have a specific yield, we have to construct the circuit with a number of minimum ENOB according to the equation. But the research does not give any further suggestion technique to reduce the mismatch to get a high enough yield.
In ref. [9] , a technique to mitigate random mismatch effect due to random dopant fluctuation has been performed. According to the paper, it is found that the mismatch is enhanced in the saturation mode of the transistor operation other than the linear mode due to short-channel effects and results in anomalously higher values compared to standard mismatch models. The contribution is a compact model of linear relationship between the variation of threshold voltage and the variation of drain-induced barrier lowering (DIBL); hence, it is found that the key factor is the channel-doping perturbation. By optimizing the choice of halo and well implants for channel doping, they ensure that the increased mismatch in saturation can be mitigated. However, this theoretical study is done in a general case and the short-channel effect variability must be improved to model every case from the lower to the higher bit, especially in binary weighted circuit.
Other strategy to reduce random mismatch in ratio-critical analog circuit is using ordered element matching (OEM) technique combined with single-folding or complete-folding technique which is to sort, pair, and sum unary current source from least significant bit (LSB) to most significant bit (MSB) [10] . With the implementation of the 14-bit DAC design, these techniques show a spectacular area reduction compared to the state of the art to achieve a very significant random mismatch reduction. However, these techniques require a lot of processing after manufacturing and, thus, are not practical for higher bit cases.
The yield enhancement with optimal area allocation for analog circuits was almost perfectly introduced through minimizing standard deviation of the interested parameter, such as gain or INL, for the critical devices [11] . It provided different area allocation strategies for some important ratio-critical analog circuits, such as feedback network, resistor string DAC, and R-2R ladder. However, most of the optimum area allocation strategies were provided with the help of simulations only. In order to achieve significant improvements in parametric yield with less intuition, the layout principles for several representative analog circuits have been introduced as follows:
-Layout Principle for Ratio-Matched Resistor: The effect of local random variations of sheet resistance in ratio matching accuracy of two resistors will be minimized for the given total resistor area if equal area is allocated to the two resistors.
-Layout Principle for R-2R DAC: The impact of local random variations of sheet resistance in INL of R-2R DAC will be minimized for the given total resistor area if more area is allocated to the more significant bits. However, the optimal area allocation depends upon how the R-2R network is used.
-Layout Principle for Resistor String: The impact of local random variations of sheet resistance in INL of the resistor string DAC will be minimized for the given total resistor area if equal area is allocated to each of the resistors.
-Layout Principle for Ratio-Matched Resistors (including contact resistance effect): The combined effects of local random variations of sheet resistance, contact resistance, and edge variations in the ratio matching accuracy of two resistors will be minimized for the given total resistor area if an equal number of unit cells, connected in a parallel, series, or parallel-series configuration, are allocated to these two resistors.
These layout principles were presented on a case-by-case basis depending on the circuit. Even though ratiomatched circuit cases have been proven by approximated derivations, the close-to-optimum area allocation principle for complicated R-2R DAC was only revealed by simulations. Further, theoretical analysis is inevitable to make even more convincing strategies. This work will provide not only theoretical analysis to make the area allocation principle more complete than before, but it will also provide Monte-Carlo (MC)-like behavior yield simulations to ensure good-enough device area allocations for binary weighted circuit for DAC. Finally, a rule of thumb for close-to-optimum area allocation based on critical device weight will be presented to significantly ease the burden of IC designers when facing new circuit layouts.
Theory

Process variation and random mismatch
The mismatch between two devices is usually described as the deviation of measured devices ratio from the designed one [12] . By formulation, mismatchδ can be expressed as follows:
where X 1 and X 2 are the designed values and x 1 and x 2 are the measured values. The concept of mismatch can be applied to calculate the device mismatch in circuit having critical devices in pairs, such as current mirror and differential amplifier circuit. It can also be applied to devices having any rational ratio. Equation (1) computes the mismatch of one specific pair of devices. The same measurements performed on a second pair of devices will generate a different mismatch. Measurement of a large number of device pairs will generate a random distribution of such mismatches. An analysis of the mismatch distribution of a small sample of devices allows designers to determine the yield. Mismatch can either be negative or positive. These mismatch signs are significant and must be retained in order to have physical meaning. Based on the measured mismatches, the average, or mean (mδ) and the standard deviation (σδ) of the mismatch can be derived as follows:
The mean (mδ) is a measure of the systematic mismatch or bias between the matched devices, while the standard deviation (σδ) qualifies random mismatch. A detailed explanation of these will be discussed later.
In this chapter, we only focus on random mismatch cancellation. Random mismatch represents a portion of the mismatch, which is stochastic or uncorrelated. It is caused by statistical fluctuations in process conditions or material properties such as photoresist edge roughness, doping concentrations, oxide thickness, and other parameters which influence component values [12] . Figure 1 shows the notion of periphery fluctuation in relation to the local random variation. Local random variations decrease as the device size increases due to the averaged parameters over a greater distance or area. This is the basis of most of the random mismatch models used for device sizing in many circuits. 
Statistical description of variation
The most fundamental statistical approach is to characterize the distribution of some parameter of interest P over some sample of devices or structures. The combined set of underlying deterministic and random contributions is simply lumped into a combined "random" statistical description as following:
where P 0 and ΔP are the nominal value and the variation of the parameter of interest. Normal distribution is usually used as a reasonable approximation to the distribution for modeling process variation. However, in our study and simulation, normal distribution is only efficient and accurate enough when the variations are sufficiently small. It is always possible to get negative physical quantity which is neither practical nor acceptable while using a normal distribution model as shown in Figure 2 . In the case where the nominal value is relatively small or the standard deviation is comparatively high, the probability of getting negative physical quantity will be high. On the contrary, log-normal distribution has zero possibility of negative device value as shown in Figure 3 . It gives more practical simulated yield output as compared to the other distributions [13] . Log-normal distribution is a more realistic distribution for modeling process variation and is, thus, adopted in this research. With lognormal distribution, all device parameters after fabrication are scaled up or down from their nominal value by a scaling factor. Therefore, the parameter of interest of any device after fabrication can be expressed with the following equation in linear scale: where λ is the scaling factor that decides how much the corresponding variation is. In log scale, it can be written as following:
The log value of λ and Λ has a normal distribution with zero mean as shown in Figure 4 . With sufficiently small standard deviation, log-normal distribution behaves like a normal one. This can be explained by the following approximation in linear scale derived from the Taylor series for the exponential function. It means that normal distribution with sufficiently small standard deviation can still be used to generate efficient and accurate enough simulations as presented in former papers. With mathematical derivations along with full coverage of INL-based yield simulations based on log-normal distribution model, the truly optimum area allocations for several representative analog circuits will be explored and verified.
INL-based yield optimization overview
The yield of IC can be thought of as the ratio of the number of "good chips" to that of the total chips manufactured [14] . In the INL-based yield optimization, the linearity of the intended analog circuit output should be maximized to get the optimum yield. The INL of a binary weighted circuit, for example, a current steering DAC is depicted in Figure 5 . The j -th output is given by the following: The INL is defined to be the maximum of the absolute values of INLj and is formally expressed as following:
Taking a 2-bit current steering DAC for example, we should have the current ratio of I 1 = 2I 0 to get the ideal linearity. However, due to process variation, the current ratio cannot be exactly equal to two. Despite of high variation in each current source, the good linearity can still be obtained if both current sources have a high correlation. If one current source is deviated from the intended value and the other current source is also deviated in the same direction with almost the same deviation ratio, both current sources can be categorized to have a high correlation. Thus, to get the best INL in this case, the standard deviation or variance of the current ratio of I 1 /I 0 should be minimized.
For a 3-bit case, both current ratios of I 2 /I 1 and I 1 /I 0 are needed to be minimized. However, the more significant bit has more impact on the INL and the current ratios should be weighted as follows:
Since the current ratio of I 2 /I 1 has double impact on the linearity compared to the current ratio of I 1 /I 0 , the higher bit current ratio should be multiplied by a factor of two.
The weight of critical devices in analog circuit is described as the impact of a device on the parametric yield. The weight of a device in IC can be derived directly from basic circuit formulas. The current sources in MSBs will have greater impacts as compared to those in the LSBs. Therefore, the MSB current sources have heavier weights than the LSB current sources. To reduce parametric variations, the standard deviation of critical devices can be minimized by allocating more area for the devices with heavier weights.
In this chapter, it is assumed that the effect of systematic mismatches is eliminated by good layout topologies with unit devices in parallel and/or series connection to get the required order of symmetry and common centroid. Therefore, only local random mismatch will be targeted for INL-based yield optimization.
Calculation of impact-based area allocation strategy
To model the effect of random mismatch, normal distribution is usually adopted. However, the limitation is that there will always be some possibilities to get negative device parameter, which is not allowed in practical situation as can be seen in Figure 6(a) . One solution is to use log-normal distribution instead. It gives more practical simulated yield output compared to other distributions [13] . The graph can be transformed into log scale to make it equally skewed for both left and right skirts as shown in Figure 6(b) . In case the variation is very small, log-normal distribution can be approximated by normal distribution to ease the calculation. Schematic of binary weighted circuit is shown in Figure 5 . Let us take a 2-bit case as an example. Knowing that I 1 =2I 0 , the parameter which is required to be minimized is as follows:
Each current source can be approximated by using normal distribution for small deviations as following:
It follows from Eqns. (11) and (12) that the interested parameter γ I will become:
Under the assumption that the variations are very small, the equation becomes:
The variance of γ I becomes:
Since variance is inversely proportional to device area according to the Pelgrom's model [2] , the equation can be changed to:
Assuming A 0 = x, and A 1 = mx, with m as area ratio of both devices and A T as total area, the variance of γ I becomes:
To get the minimum standard deviation, 2 / must be set to 0, which results in m equals to 1. As predicted in ref. [11] , it concludes that the equal area allocation is optimum for a 2-bit case whose currents are almost similar to the two ratio-critical resistors in inverting amplifier. For higher bit cases, Eqn. (15) can be expanded as shown in Figure 7 . After deriving all those equations and getting the minimum standard deviation by setting 2 / to 0, the ratio values m of all higher bit cases are shown in Table 1 . According to the results, the optimum ratio value m approaches to 2 for higher bit cases. As in traditional IC layout, chips designers usually allocate double area for current source of the next higher bit to realize current steering DAC due to the inherent binary-weighted structure of current sources. In this study, it convinces this general idea that ratio value m of 2 is the optimum area allocation to get the highest yield for higher bit cases while equal area allocation is the best for 2-bit case. In Section 4, it will theoretically be proved that the optimum area ratio is really 2 for large enough bit cases.
As in Eqn. (11) , the parameter which is required to be minimized can be similarly stated as follows: 
Since the variance is inversely proportional to the area, the equation can be changed to:
Taking dσ 2 γ I = =dm ¼ 0, the ratio value m approaches 2 for n »1. It is finally proved that the optimum area ratio between two adjacent current sources is 2, which is exactly the same as the weight ratio between adjacent current sources for higher bit cases.
INL-based simulation for area ratio optimization
To verify the theoretical analysis above, Monte-Carlo-like behavior simulation is done to optimize INL-based yield with Matlab programs. INL is the difference between actual output and ideal output of DAC as illustrated in Figure 8 . The simulations are realized for 0.8≦m≦2.2 with a step of 0.1. Instead of normal distribution, log-normal distribution is used to generate random values for current sources in each simulation. Since no negative value is assigned to any current source, it makes the simulations much more practical than using normal distribution. The standard deviation of the generated values is set according to Pelgrom's equation [2] as following:
where the area allocated to the next higher bit is m times larger than that of the current bit. In theory, the value of area-proportional constant p does not have any impact on the optimum value of m and can be assigned up to our convenience to get large enough yield difference among adjacent m values.
For each simulation, the transfer curve as depicted in Figure 6 is constructed according to the generated values of all current sources. After that, a linear line is regressed to fit the transfer curve and then the INL is calculated to get the maximum absolute deviation of linear regression line from the transfer curve. The yield is determined by counting the ratio of simulations with INL<0.5LSB over all simulations. To ensure high enough confidence, 10 millions of simulations are done for each value of m . The results are illustrated in Figure 9 where the blue line on top of the graph shows the lotus of optimum m for 2 to 12-bit cases. The comparison between theoretical derivation and Monte-Carlo-like behavior simulation is summarized in Table 2 : Both agree with each other and the traditional adopted binary-weighted area allocation for current steering DAC is thus proven to be much more close to optimum in theory and simulation for higher bit cases. 
Conclusion
An impact-based area allocation strategy to enhance circuit yield has been presented. Both theoretical derivation and behavior simulation suggest that the areas of critical devices can be determined directly by the device impacts to get close-to-optimum yield. It not only be applied to current steering DAC, but also to ratio-matched resistors, since both resistors have almost the same impacts on amplifier gain and should get the same areas as predicted by the previous study. Neither mathematical analysis nor yield simulation is required for layout engineers if the proposed weight-based area allocation strategy is adopted. Furthermore, it has been verified by the behavior simulations that the yield does not change much for a large region of m around the optimum. It grants layout engineers more freedom to choose the convenient area ratio for layout realization. The heavy burden of allocating device areas can be substantially relieved.
